

Addendum

1. A METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235

SPECIFICATION

TITLE OF THE INVENTION

A METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a technique of manufacturing a semiconductor device, particularly to an effective technique suitable for being applied to a technique of manufacturing a semiconductor device adopting block molding by transfer molding.

Description of the Related Art

In semiconductor device manufacturing, a manufacturing method is known in which a plurality of semiconductor chips mounted on a main surface of a substrate is block-molded with one resin enclosure and then the resin enclosure and the substrate are simultaneously separated into each of the semiconductor chips (each of products). This manufacturing method is disclosed in Japanese patent Laid-Open No. 107161/1996 (USP 5,729,437) (publicly known document 1) and Japanese patent Laid-Open No. 12578/2000 (USP 6,200,121) (publicly known document 2), for example. Additionally, the publicly known document 1 discloses a method for forming a resin enclosure for block molding by potting and the publicly known

document 2 discloses a method for forming a resin enclosure for block molding by transfer molding.

SUMMARY OF THE INVENTION

The inventors studied the method for forming a resin enclosure for block molding by transfer molding (hereafter, it is called block transfer molding). Consequently, they found the following problems.

Figs. 23A to 26B depict diagrams illustrating resin flows when a resin enclosure is formed by block transfer molding in traditional semiconductor device manufacturing (A shows a schematically plan view and B shows a schematically sectional view). In Figs. 23A to 26B, 60 denotes a substrate, 60X denotes a main surface of the substrate 60, 61 denotes a semiconductor chip, 62 denotes a molding die, 62A denotes an upper mold of the molding die 62, 62B denotes an under mold of the molding die 62, 63 denotes a cavity, 64 denotes a gate, 65 denotes a runner, 66 denotes an air vent, 67A denotes a resin, 67B denotes a void and S denotes a resin injecting direction.

Block transfer molding is adopted in manufacturing a BGA (Ball Grid Array) semiconductor device and a CSP (Chip Size Package or Chip Scale Package) semiconductor device having a package structure with a substrate. In manufacturing these types of semiconductor devices, the substrate 60 where a plurality of product forming areas 60A are arranged on the main

surface 60X in matrix with a predetermined space is used as shown in Fig. 23A. Therefore, a plurality of semiconductor chips 61 mounted on the substrate 60 are also arranged in matrix with a predetermined space.

In block transfer molding, the molding die 62 having the cavity 63, the gates 64, the runners 65, cull (not shown), pots (not shown) and the air vents 66 is used as shown in the same drawing. The resin 67A is injected inside the cavity 63 from the pots through the culls, the runners 65 and the gates 64.

As the substrate 60, since that has a rectangular plane is generally used, the plane shape of the cavity 63 is also formed into a rectangular shape corresponding to this. In this case, a plurality of gates 64 is disposed along one of two long sides facing each other of the cavity 63 so as to evenly fill the resin 67A inside the entire cavity 63. Thus, the resin 67A is injected inside the cavity 63 from one long side to the other long side of the substrate 60.

The resin 67A thus injected inside the cavity 63 flows from one long side to the other long side of the substrate 60 as shown in Figs. 23A to 25B, and is filled inside the cavity 63 as shown in Figs. 26A and 26B.

Meanwhile, the resin 67A that has been injected inside the cavity 63 flows along a main surface and the side surfaces of the semiconductor chip 61. The resin 67A flowing along the main surface and the side surfaces of the semiconductor chip

61 runs into between the semiconductor chips 61. However, the resin 67A flowing along the main surface of the semiconductor chip 61 is prevented from running by the semiconductor chip 61. Therefore, it runs slower than the resin 67A flowing along the side surfaces of the semiconductor chip 61. On this account, voids 67B are generated at positions where the resin 67A flowing along the main surface of the semiconductor chip 61 meets the resin 67A flowing along the side surfaces of the semiconductor chip 61 (see Figs. 25A and 25B). The voids 67B gradually become smaller as they are moved by the flow of the resin 67A in the resin injecting process. However, voids 67C remain at positions hiding behind the semiconductor chips 61 with respect to the injecting direction S of the resin 67A (see Figs. 26A and 26B). In transfer molding, there is conducted a process for reducing voids that have been caught in the resin by applying a pressure higher than that in injection after resin filling is complete. However, the voids 67C are considerably greater than voids that do not cause the popcorn phenomenon when temperature cycle testing even though this process is applied. Thus, they become a factor that reduces the yields of semiconductor devices.

The aforementioned publicly known document 1 (Japanese patent Laid-Open No. 107161/1996) discloses the use of a molding material having a low thixotropic property and further combining vacuum defoaming as a means of preventing the

generation of unfilled portions. However, in transfer molding, applying the aforesaid means cannot solve the problem of the void generation.

When transfer molding is adopted, the resin flow is to be controlled by injection from the gates. Therefore, the air vents are disposed at positions facing to the gates and in areas where the resin is finally filled, and thereby air inside the cavity can be removed from the air vents until the resin is filled inside the cavity.

However, in transfer molding, when the thixotropic property is reduced to the extent that the resin flow is governed by the thixotropic property or a resin injecting rate is decreased, it becomes difficult to control the resin flow and it becomes substantially impossible to set the positions of the air vents that have to be disposed in the areas where the resin is finally filled.

Accordingly, in transfer molding, it is virtually impossible to control the conditions of a resin in the injecting process and to eliminate void catching by adopting a material having a low thixotropic property as the resin.

Additionally, when a great amount of a filler (80% or more, for example) is added to a molding resin for a purpose of reducing warpage due to the cure shrinkage of the molding resin to facilitate the dicing process or of having a thermal expansion coefficient of a resin closer to that of a

semiconductor chip to reduce stress applied to the semiconductor chip when heat cycling, the existence of the filler increases the thixotropic property even though those having a low thixotropic property are adopted as a molding material. Therefore, a low thixotropic property to the extent of solving void catching cannot be obtained.

Furthermore, in potting, a method such as vacuum defoaming can be adopted in which air bubbles are removed outside a resin by placing semiconductor devices in a state of the resin not being cured in a low-pressure atmosphere after potting. However, in transfer molding, resin injection and curing are performed inside the cavity and thus the method for reducing voids by vacuum defoaming cannot be adopted.

Consequently, in transfer molding, applying techniques described in the publicly known document 1 cannot prevent the void generation. Therefore, new methods need to be adopted for voids.

Then, the inventors turned their attention to the wettability of the resin 67A to the main surface of the substrate 60 to invent the invention because the voids 67C contact and remain on the main surface of the substrate 60 as shown in Figs. 26A and 26B.

The purpose of the invention is to provide techniques capable of improving the yields of semiconductor devices.

The aforementioned purpose, the other purposes and new

features of the invention will be apparent from the description of the specification and the accompanying drawings.

Among the inventions to be disclosed in the application, the following is the brief description of the summary of a representative one.

(1) A method for manufacturing a semiconductor device comprises forming a resin enclosure for block-molding a plurality of semiconductor chips by placing a plurality of semiconductor chips inside a cavity of a molding die along with a substrate and then injecting a resin inside the cavity from a first side to a second side of a main surface of a substrate, the plurality of semiconductor chips being mounted on the main surface of the substrate from the first side to the second side of the main surface with a predetermined space, the second side facing to the first side,

wherein the method further comprises removing impurities remaining on the main surface of the substrate before forming the resin enclosure.

Removing impurities remaining on the main surface of the substrate is performed by plasma cleaning.

(2) A method for manufacturing a semiconductor device comprises forming a resin enclosure for block-molding a plurality of semiconductor chips by placing a plurality of semiconductor chips inside a cavity of a molding die along with a substrate and then injecting a resin inside the cavity from

a first side to a second side of a main surface of a substrate, the plurality of semiconductor chips being mounted on the main surface of the substrate from the first side to the second side of the main surface with a predetermined space, the second side facing to the first side,

wherein the method further comprises surface roughening treatment is applied to the main surface of the substrate before forming the resin enclosure.

The surface roughening treatment is performed by plasma cleaning.

BRIEF DESCRIPTION OF THE DRAWINGS

The teachings of the invention can be readily understood by considering the following detailed description in conjunction with the accompanying drawings, in which:

Figs. 1A and 1B depict diagrams illustrating a schematic configuration of a semiconductor device of an embodiment 1 of the invention (Fig. 1A is a schematic plan view in a state that a resin enclosure is removed and Fig. 1B is a schematically sectional view along a line a-a shown in Fig. 1A);

Fig. 2 depicts a schematically sectional view enlarging a part of Fig. 1B;

Fig. 3 depicts a schematically plan view of a substrate (a substrate for separation) for use in fabricating the semiconductor device of the embodiment 1;

Fig. 4 depicts a schematically plan view enlarging a part of Fig. 3;

Fig. 5 depicts a schematically sectional view along a line b-b shown in Fig. 4;

Fig. 6 depicts a schematically plan view illustrating a schematic configuration of an upper mold of a molding die for use in fabricating the semiconductor device of the embodiment 1;

Fig. 7 depicts a schematically plan view illustrating a schematic configuration of an under mold of the molding die for use in fabricating the semiconductor device of the embodiment 1;

Fig. 8 depicts a schematically sectional view illustrating a schematic configuration of the molding die for use in fabricating the semiconductor device of the embodiment 1;

Figs. 9A and 9B depict schematically sectional views for describing the fabrication of the semiconductor device of the embodiment 1;

Figs. 10A and 10B depict schematically sectional views for describing the fabrication of the semiconductor device of the embodiment 1;

Fig. 11 depicts a schematically sectional view for describing the fabrication of the semiconductor device of the embodiment 1;

Figs. 12A and 12B depict diagrams for describing the resin molding process in fabricating the semiconductor device of the embodiment 1 (Fig. 12A is a schematically plan view and Fig. 12B is a schematically sectional view);

Figs. 13A and 13B depict diagrams for describing the resin molding process in fabricating the semiconductor device of the embodiment 1 (Fig. 13A is a schematically plan view and Fig. 13B is a schematically sectional view);

Figs. 14A and 14B depict diagrams for describing the resin molding process in fabricating the semiconductor device of the embodiment 1 (Fig. 14A is a schematically plan view and Fig. 14B is a schematically sectional view);

Figs. 15A and 15B depict diagrams for describing the resin molding process in fabricating the semiconductor device of the embodiment 1 (Fig. 15A is a schematically plan view and Fig. 15B is a schematically sectional view);

Figs. 16A and 16B depict schematically sectional views for describing the fabrication of the semiconductor device of the embodiment 1;

Fig. 17 depicts a schematically sectional view illustrating a schematic configuration of a semiconductor device of an embodiment 2 of the invention;

Figs. 18A and 18B depict schematically sectional views for describing the fabrication of the semiconductor device of the embodiment 2;

Figs. 19A and 19B depict schematically sectional views for describing the fabrication of the semiconductor device of the embodiment 2;

Fig. 20 depicts a schematically sectional view illustrating a schematic configuration of a semiconductor device of an embodiment 3 of the invention;

Figs. 21A and 21B depicts schematically sectional views for describing the fabrication of the semiconductor device of the embodiment 3;

Figs. 22A and 22B depicts schematically sectional views for describing the fabrication of the semiconductor device of the embodiment 3;

Figs. 23A and 23B depict diagrams for describing the rein molding process in fabricating an orthodox semiconductor device (Fig. 23A is a schematically plan view and Fig. 23B is a schematically sectional view);

Figs. 24A and 24B depict diagrams for describing the rein molding process in fabricating the orthodox semiconductor device (Fig. 24A is a schematically plan view and Fig. 24B is a schematically sectional view);

Figs. 25A and 25B depict diagrams for describing the rein molding process in fabricating the orthodox semiconductor device (Fig. 25A is a schematically plan view and Fig. 25B is a schematically sectional view); and

Figs. 26A and 26B depict diagrams for describing the rein

molding process in fabricating the orthodox semiconductor device (Fig. 26A is a schematically plan view and Fig. 26B is a schematically sectional view).

DESCRIPTION OF THE PREFERRED EMBODIMENT

Hereafter, the embodiments of the invention will be detailedly described in reference with the drawings. Additionally, in all the drawings for describing the embodiments, those having the same functions are designated the same numerals and signs, omitting the repeated description.

(Embodiment 1)

In this embodiment, an example where the invention is applied to the BGA semiconductor device will be described.

Figs. 1A and 1B depict diagrams illustrating a schematic configuration of the semiconductor device of an embodiment 1 of the invention (Fig. 1A is a schematic plan view in a state that a resin enclosure is removed and Fig. 1B is a schematically sectional view along a line a-a shown in Fig. 1A), and Fig. 2 depicts a schematically sectional view enlarging a part of Fig. 1B.

As shown in Figs. 1A, 1B and 2, a semiconductor device 1A of the embodiment is configured to mainly have a substrate (circuit board) 2, a semiconductor chip 10, a plurality of bonding wires 13, a resin enclosure 14 and a plurality of

projecting electrodes 15. The semiconductor chip 10 and the plurality of bonding wires 13 are encapsulated with the resin enclosure 14.

The semiconductor chip 10 is attached and fixed to a main surface 2X of the substrate 2 through a bonding layer 12, the main surface 2X (chip mounting surface) faces to the other main surface (back surface) 2Y of the substrate 2. A plane shape of the semiconductor chip 10 is formed to have a rectangular shape; it is formed to have a square shape in the embodiment, for example. The semiconductor chip 10 is configured to have a semiconductor substrate made of monocrystal silicon, multilevel interconnection layers having a plurality of insulating layers and wiring layers laminated on the circuit forming side of the semiconductor substrate, and a surface protecting film deposited to cover the multilevel interconnection layers, for example. As the surface protecting film, a polyimide resin is used, for instance.

The semiconductor chip 10 is incorporated with a control circuit, for example, as an integrated circuit. The control circuit is mainly configured of transistor devices formed on the circuit forming surface of the semiconductor substrate and wirings formed in the wiring layers.

A plurality of electrode pads (bonding pads) 11 are formed on a main surface 10X of the semiconductor chip 10 along each of the sides around the semiconductor chip 10, the main

surface 10X (circuit forming surface) faces the other main surface (back surface) of the semiconductor chip 10. Each of the plurality of electrode pads 11 is formed on the topmost wiring layer among the multilevel interconnection layers of the semiconductor chip 10, which is electrically connected to the transistor devices constituting the control circuit. Each of the plurality of electrode pads 11 is formed of a metal film such as an aluminium (Al) film or aluminium alloy film.

The substrate 2 is not shown in detail, but it has a multilevel interconnection structure where each of insulating layers and conductive layers is sequentially laminated. Each of the insulating layers is formed of a glass-epoxy substrate where glass fibers are impregnated with an epoxy resin and each of wiring layers is formed of a metal film made of copper (Cu), for example. The plane shape of the substrate 2 is formed to have a rectangular shape; it is formed to have a square shape in the embodiment, for example.

The main surface 2X of the substrate 2 is disposed with a plurality of connecting parts (lands) 3 made of a part of wirings formed in the topmost conductive layer thereof. Additionally, a resin film 4 for protecting the wirings formed in the topmost conductive layer thereof is deposited on the main surface 2X of the substrate 2. The resin film 4 is formed with apertures for exposing the surfaces of the connecting parts 3.

The back surface 2Y of the substrate 2 is disposed with a plurality of electrode pads (lands) 5 made of a part of wirings formed in the undermost conductive layer thereof. Furthermore, the back surface 2Y of the substrate 2 is deposited with a resin film 6 for protecting the wirings formed in the undermost conductive layer thereof. The resin film 6 is formed with apertures for exposing the surfaces of the electrode pads 5. The resin films 4 and 6 are formed of an epoxy resin or polyimide resin, for example.

Each of the plurality of bump electrodes 15 is fixed to the plurality of electrode pads 5 disposed on the back surface 2Y of the substrate 2, which is electrically and mechanically connected. The projecting electrode 15 is formed of a ball-like bump made of a solder material having Pb-Sn composition, for example.

The plane shape of the resin enclosure 14 is formed to have a rectangular shape; it is formed to have a square shape in the embodiment, for example. The resin enclosure 14 is formed of an epoxy thermosetting insulating resin added with a phenol curing agent, a silicon rubber and many fillers (silica, for example) for the purpose of intending to have a low stress.

Each of the plurality of electrode pads 11 disposed on the main surface 10X of the semiconductor chip 10 is electrically connected to the plurality of connecting parts 3 disposed on the main surface 2X of the substrate 2 through

the bonding wires 13. As the bonding wires 13, gold (Au) wires are used, for example. As a method for connecting the bonding wires 13, ball bonding (nail head bonding) that combines thermo-compression bonding with ultrasonic vibration is used.

The resin enclosure 14 and the substrate 2 have almost the same outer shapes and sizes, and the side surfaces of the resin enclosure 14 and the substrate 2 are flushed. In fabricating the semiconductor device 1A of the embodiment, a fabricating method is adopted in which a plurality of semiconductor chips 10 mounted on the main surface of the substrate with a predetermined space is block-molded with a resin enclosure and then the resin enclosure and the substrate are simultaneously separated into each of the semiconductor chips 10 (each of product forming areas), the method will be described later.

Fig. 3 depicts a schematically plan view illustrating a substrate for use in fabricating the semiconductor device 1A of the embodiment. Fig. 4 depicts a schematically plan view enlarging a part of Fig. 3. Fig. 5 depicts a schematically sectional view along a line b-b shown in Fig. 4.

As shown in Figs. 3 to 5, the plane of a substrate (circuit board) 20 is formed to have a rectangular shape; it is formed to have a rectangular shape in the embodiment, for example. On a main surface (chip mounting surface) 20X of the substrate 20, a plurality of product forming areas 22 are arranged in

matrix with a predetermined space. Each of the product forming areas 22 is disposed with a chip mounting area 23 and a plurality of connecting parts 3 are arranged therearound. Each of the product forming areas 22 is disposed in a molding area 21 where a resin enclosure is formed. Each of the product forming areas 22 is configured to have the same configuration as the substrate 2. That is, a resin film 4 is deposited over the entire main surface 20X of the substrate 20 and a resin film 6 is deposited over the entire other main surface (back surface) facing to the main surface 20X. Additionally, each of the product forming areas 22 is spaced each other through a separation area for separating the substrate 20.

Fig. 6 depicts a schematically plan view illustrating a schematic configuration of an upper mold of a molding die for use in fabricating the semiconductor device 1A of the embodiment. Fig. 7 depicts a schematically plan view illustrating a schematic configuration of an under mold of the molding die. Fig. 8 depicts a schematically sectional view illustrating a schematic configuration of the molding die.

As shown in Figs. 6 to 8, a molding die 30 has a cavity 31, a plurality of gates 32, a plurality of subrunners 33, a plurality of main runners 34, a plurality of culls 35, a joining runner 36, a plurality of air vents 37, a plurality of pots 38 and a substrate mounting area 39. Each of the component parts 31 to 37 is disposed in an upper mold 30A and each of

the component parts 38 and 39 is disposed in an under mold 30B. The plane shapes of the cavity 37 and the substrate mounting area 39 are formed to have a plane shape corresponding to the plane shape of the substrate 20; they are formed to have a rectangular shape in the embodiment, for example. The cavity 31 is recessed from the mating face of the upper mold 30A in the depth direction. The substrate mounting area 39 is recessed from the mating face of the under mold 30B in the depth direction.

In the molding die 30, a resin is injected inside the cavity 31 from the pots 38 through the culls 35, the main runners 34, the subrunners 33 and the gates 32. The plurality of gates 32 are arranged along one of two long sides of the cavity 31 corresponding each other so as to evenly fill the resin inside the entire cavity 31. Thus, the resin is injected inside the cavity 31 from one long side to the other long side of the cavity 31. The plurality of air vents 37 are arranged along three sides except the long side of the cavity 31 where the gates 32 are disposed.

Next, the fabrication of the semiconductor device 1A of the embodiment will be described with reference to Figs. 9 to 16. Figs. 9, 10, 11 and 16 depict schematically sectional views for describing the fabrication of the semiconductor device. Figs. 12 to 15 depict diagrams illustrating a resin flow when a resin enclosure is formed by block transfer molding (A is

a schematically plan view and B is a schematically sectional view).

First, the substrate 20 shown in Fig. 3 is prepared.

Then, a bonding layer 12 made of an epoxy thermosetting resin, for example, is deposited on the chip mounting area in each of the product forming areas on the main surface 20X of the substrate 20. The semiconductor chip 10 is mounted on each of the chip mounting areas through the bonding layer 12. Heat treatment is applied to cure the bonding layer 12. The semiconductor chip 10 is attached and fixed in each of the chip mounting areas as shown in Fig. 9A. In this process, the substrate 20 is heated at temperature of about 150°C, for example, and therefore a natural oxide film is formed on the surfaces of the electrode pads 11 of the semiconductor chip 10 and the surfaces of the connecting parts 3 of the substrate 20. Additionally, impurities such as fats, oils and organic solvents contained in the resin film 4 are outgassed to contaminate the main surface 20X and the surfaces of the connecting parts 3 of the substrate 20 and the surfaces of electrode pads 11.

Subsequently, as shown in Fig. 9B, cleaning treatment is applied to the surfaces of the electrode pads 11 of the semiconductor chip 10 and the surfaces of the connecting parts 3 of the substrate 20 to remove impurities such as the natural oxide film, fats, oils and organic solvents remaining on these

surfaces. The cleaning treatment is performed by plasma cleaning using an oxygen or argon gas, for example.

Then, as shown in Fig. 10A, the electrode pads 11 of the semiconductor chip 10 are electrically connected to the connecting parts 3 of the substrate 20 with the bonding wires 13. In this process, impurities such as the natural oxide film, fats, oils and organic solvents remaining on the surfaces of the electrode pads 11 of the semiconductor chip 10 and the surfaces of the connecting parts 3 of the substrate 20 have been removed in the previous cleaning process and thus the connection reliability in the wire bonding process is enhanced. Furthermore, in this process, the substrate 20 is heated at temperature of about 125°C, for example. Thus, impurities such as fats, oils and organic solvents contained in the resin film 4 are outgassed to contaminate the main surface 20X of the substrate 20. Moreover, in this process, a plurality of semiconductor chips 10 are mounted on the main surface 20X of the substrate 20.

Subsequently, as shown in Fig. 10B, cleaning treatment is applied to the main surface 20X of the substrate 20 to remove impurities such as fats, oils and organic solvents remaining on the main surface 20X of the substrate 20. This cleaning treatment is performed by plasma cleaning using an oxygen or argon gas. Plasma cleaning can remove impurities such as fats and oils and can roughen the surface of the main surface 20X

of the substrate 20.

Then, as shown in Fig. 11, the substrate 20 is positioned between the upper mold 30A and the under mold 30B of the molding die 30 and the plurality of semiconductor chips 10 mounted on the main surface 20X of the substrate 20 are placed inside the cavity 31 of the molding die 30 along with the substrate 20. At this time, the substrate 20 is mounted on the substrate mounting area 39 disposed in the under mold 30B.

Subsequently, an epoxy thermosetting resin, for example, is injected inside the cavity 31 from the pods 38 through the culls 35, the main runners 34, the subrunners 33 and the gates 32 to form a resin enclosure 24 for block-molding the plurality of semiconductor chips 10 mounted on the main surface 20X of the substrate 20.

In this process, as shown in Fig. 12A, the plurality of gates 32 are arranged along one of two long sides of the cavity 31 facing each other so as to evenly fill a resin 24A inside the entire cavity 31 and therefore the resin 24A is injected inside the cavity 31 from one long side to the other long side of the substrate 20. At this time, the semiconductor chips 10 are arranged so that two sides facing each other are almost orthogonal to the injecting direction S of the resin 24A.

The resin 24A injected inside the cavity 31 flows from one long side to the other long side of the substrate 20 as shown in Figs. 12A to 14B and is filled inside the cavity 31

as shown in Figs. 15A and 15B.

The resin 24A injected inside the cavity 31 flows along the main surface 10X and the side surfaces of the semiconductor chip 10. The resin 24A flowing along the main surface 10X and the side surfaces of the semiconductor chip 10 runs into between the semiconductor chips 10. However, the resin 24A flowing along the main surface 10X of the semiconductor chip 10 runs slower than the resin 24A flowing along the side surfaces of the semiconductor chip 10. Therefore, voids 24B are generated at positions where the resin 24A flowing along the main surface 10X of the semiconductor chip 10 meets the resin 24A flowing along the side surfaces of the semiconductor chip 10 (see Figs. 14A and 14B). On the other hand, impurities such as fats and oils remaining on the main surface 20X of the substrate 20 have been removed in the aforesaid cleaning process and the main surface 20X of the substrate 20 is further roughened. Thus, the wettability of the resin 24A is enhanced with respect to the main surface 20X of the substrate 20. On this account, the resin 24A flowing along the side surfaces of the semiconductor chip 10 is allowed to easily enter the positions hiding behind the semiconductor chips 10 with respect to the injecting direction S of the resin 24A. Accordingly, the voids 24B generated at the positions where the resin 24A flowing along the main surface 10X of the semiconductor chip 10 meets the resin 24A flowing along the side surfaces of the semiconductor

chip 10 (see Figs. 14A and 14B) are removed from the main surface 20X of the substrate 20. The voids 24B thus removed from the main surface 20X of the substrate 20 are allowed to easily move by the flow of the resin 24A in the resin injecting process. Therefore, the voids 24B do not remain at the positions hiding behind the semiconductor chips 10 as shown in Fig. 15A and 15B. The voids 24B removed from the main surface 20X of the substrate 20 become smaller and smaller by the flow of the resin 24A as they move. They become smaller to the extent of not causing the popcorn phenomenon when temperature cycle testing.

That is, cleaning treatment is applied to the main surface 20X of the substrate 20 to remove impurities such as fats and oils remaining on the main surface 20X of the substrate 20 before forming the resin enclosure 24. Thereby, the wettability of the resin 24A to the main surface 20X of the substrate 20 is enhanced and the resin 24A flowing along the side surfaces of the semiconductor chip 10 is allowed to easily enter the positions hiding behind the semiconductor chips 10 with respect to the injecting direction S of the resin 24A. Thus, the voids 24B generated at the positions where the resin 24A flowing along the main surface 10X of the semiconductor chip 10 meets the resin 24A flowing along the side surfaces of the semiconductor chip 10 are removed from the main surface 20X of the substrate 20.

Additionally, cleaning treatment is performed by plasma

cleaning and thereby the main surface 20X of the substrate 20 is roughened as well as impurities such as fats and oils remaining on the main surface 20X of the substrate 20 are removed. Therefore, the wettability of the resin 24A with respect to the main surface 20X of the substrate 20 is further enhanced. The wettability of the resin 24A is enhanced by removing impurities such as fats and oils remaining on the surface where the resin flows and by roughening the surface where the resin flows. However, naturally, the enhancement of the wettability of the resin by surface roughening is limited.

Then, as shown in Fig. 16A, projecting electrodes 15 are formed on the surfaces of electrode pads 5 disposed on the back surface of the substrate 20 by ball feeding, for example. Then, the substrate 20 is attached and fixed to a dicing sheet 25 so that the resin enclosure 24 block-molded faces to the dicing sheet 25. After that, as shown in Fig. 16B, the resin enclosure 24 and the substrate 20 are simultaneously separated into each of semiconductor chips 10 (each of the product forming areas). The semiconductor device 1A shown in Figs. 1A to 3 is almost complete in this process.

In this manner, according to the embodiment, the following effects can be obtained.

In the method for manufacturing the semiconductor device 1A, the method comprises forming the resin enclosure 24 for

block-molding the plurality of semiconductor chips 10 by placing the plurality of semiconductor chips 10 inside the cavity 31 of the molding die 30 along with the substrate 20 and then injecting the resin 24A inside the cavity 31 from one long side to the other long side of the main surface 20X of the substrate 20, the plurality of semiconductor chips 10 being mounted on the main surface 20X of the substrate 20 from one long side to the other long side of the main surface 20X with a predetermined space, the other long side facing to one long side, wherein the method further comprises removing impurities remaining on the main surface 20X of the substrate 20 by plasma cleaning before forming the resin enclosure 24.

Accordingly, impurities such as fats, oils and organic solvents remaining on the main surface 20X of the substrate 20 are removed, a material having a high wettability to the resin 24A is more exposed on the main surface 20X of the substrate 20 or the main surface 20X of the substrate 20 is formed to have fine bumps and dips. Thereby, the wettability of the resin 24A to the main surface 20X of the substrate 20 is enhanced and the flow accompanying the injection of the resin 24A can accelerate the removal of the voids in the resin 24A. Consequently, the improvement of the yields of the semiconductor devices 1A can be intended.

Additionally, the example where the substrate 20 having the resin film 4 on the main surface 20X is used was described

in the embodiment. However, resin substrates allow impurities such as fats, oils and organic solvents contained in the resin substrates to be outgassed by heat treatment in the fabricating process, even though the main surface 20X does not have the resin film 4.

Furthermore, the example where a glass-epoxy substrate is used as the substrate 20 was described, but the invention is also effective when a substrate made of BT resin is used.

Besides, when resin tape is used as the substrate 20, warpage is intensified due to the cure shrinkage of the resin enclosure and thus an amount of a filler added has to be increased. In such a case, voids tend to be generated because the flowability of the resin is decreased.

(Embodiment 2)

Fig. 17 depicts a schematically sectional view of a semiconductor device of an embodiment 2 of the invention.

As shown in Fig. 17, a semiconductor device 1B of the embodiment 2 is basically configured to have the same configuration as the aforesaid embodiment 1, which varies the following configuration.

That is, a semiconductor chip 10 is attached and fixed to a main surface 2X of a substrate 2 through a bonding layer 12 and a semiconductor chip 40 is attached and fixed to a main surface 10X of the semiconductor chip 10 through a bonding layer

42. The semiconductor chip 40 is formed to have a plane size smaller than that of the semiconductor chip 10. Electrode pads 41 arranged on a main surface of the semiconductor chip 40 are electrically connected to connecting parts 3 formed on a main surface 2X of the substrate 2 through bonding wires 43. The semiconductor chips 10 and 40 are encapsulated by a resin enclosure 14.

Hereafter, the manufacture of the semiconductor device 1B will be described with reference to Figs. 18A to 19B. Figs. 18A to 19B depict schematically sectional views for describing the manufacture of the semiconductor device.

First, a substrate 20 is prepared. Then, the bonding layer 12 made of an epoxy thermosetting resin, for example, is deposited on a chip mounting area in each of product forming areas on a main surface 20X of the substrate 20. A semiconductor chip 10 is mounted on the chip mounting area through the bonding layer 12. Heat treatment is applied to cure the bonding layer 12 and the semiconductor chip 10 is attached and fixed in the chip mounting area. In this process, the substrate 20 is heated at temperature of about 180°C, for example, and thus a natural oxide layer is deposited on the surfaces of the electrode pads 11 of the semiconductor chip 10 and the surfaces of the connecting parts 3 of the substrate 20. Additionally, impurities such as fats, oils and organic solvents contained in a resin film 4 are outgassed to

contaminate the main surface of the substrate 20, and the surfaces of the connecting parts 3 and the electrode pads 11.

Then, the main surface 10X of each of the semiconductor chips 10 is formed with the bonding layer 42 made of an epoxy thermosetting resin. The semiconductor chip 40 is mounted on the main surface 10X of the semiconductor chip 10 through the bonding layer 42. Heat treatment is applied to cure the bonding layer 42. The semiconductor chip 40 is attached and fixed to the semiconductor chip 10 as shown in Fig. 18A. In this process, the substrate 20 is heated at temperature of about 180°C, for example, and thus a natural oxide layer is deposited on the surfaces of the electrode pads 11 of the semiconductor chip 10 and the surfaces of the connecting parts 3 of the substrate 20. Furthermore, impurities such as fats and oils contained in the resin film 4 are outgassed to contaminate the main surface of the substrate 20 and the surfaces of the connecting parts 3 and the electrode pads 11.

Subsequently, as shown in Fig. 18B, the impurities remaining on the surfaces of the electrode pads 11 and 41 of the semiconductor chips 10 and 40 and the surfaces of the connecting parts 3 of the substrate 20 are removed by plasma cleaning using an oxygen or argon gas.

Then, as shown in Fig. 19A, the electrode pads 11 of the semiconductor chip 10 are electrically connected to the connecting parts 3 of the substrate 20 with bonding wires 13

and the electrode pads 41 of the semiconductor chip 40 are electrically connected to the connecting parts 3 of the substrate 20 with the bonding wires 43. In this process, the substrate 20 is heated at temperature of about 125°C, for example, and thus impurities such as fats and oils contained in the resin film 4 are outgassed to contaminate the main surface of the substrate 20.

Subsequently, as shown in Fig. 19B, the impurities remaining on the main surface 20X of the substrate 20 are removed by plasma cleaning using an oxygen or argon gas. In this process, plasma cleaning can roughen the main surface 20X of the substrate 20 and therefore the removal of impurities and roughening the main surface 20X of the substrate 20 can be performed.

Then, as similar to the aforementioned embodiment 1, the substrate 20 is positioned between an upper mold 30A and an under mold 30B of a molding die 30. The plurality of semiconductor chips 10 mounted on the main surface 20X of the substrate 20 and each of the plurality of semiconductor chips 40 layered on the respective semiconductor chips 10 are placed inside a cavity 31 of the molding die 30 along with the substrate 20. A resin is then injected inside the cavity 31 from pots 38 through culls 35, main runners 34, subrunners 33 and gates 32. A resin enclosure for block-molding the plurality of semiconductor chips 10 and 40 mounted on the main surface 20X

of the substrate 20 is formed.

After that, the same process as the aforesaid embodiment 1 is applied and thereby the semiconductor device 1B shown in Fig. 17 can be manufactured.

In manufacturing the semiconductor device 1B of the embodiment 2, two semiconductor chips 10 and 40 are laminated on the main surface 20X of the substrate 20. Thus, voids tend to be generated at the positions hiding behind the semiconductor chips 10 and 40 with respect to the injecting direction S of the resin 24A. However, cleaning treatment is applied to the main surface 20X of the substrate 20 before the resin enclosure is formed and thereby the same effects as the aforementioned embodiment 1 can be obtained.

(Embodiment 3)

Fig. 20 depicts a schematically sectional view of a semiconductor device of an embodiment 3 of the invention.

As shown in Fig. 20, a semiconductor device 1C of the embodiment 3 is basically configured to have the same configuration as the embodiment 2, which varies the following configuration.

That is, a semiconductor chip 50 is mounted on a main surface 2X of a substrate 2 through projecting electrodes 53 and a semiconductor chip 10 is attached and fixed to the other main surface (back surface) facing to one main surface of the

semiconductor chip 50 through a bonding layer 12. Electrode pads 51 arranged on the main surface of the semiconductor chip 50 are electrically connected to electrode pads 3A arranged on the main surface 2X of the substrate 2 through the projecting electrodes 53. An epoxy thermosetting resin 52, for example, is filled between the semiconductor chip 50 and the substrate 2. Electrode pads 11 of the semiconductor chip 10 are electrically connected to connecting parts 3 of the substrate 2 through bonding wires 13. The semiconductor chips 50 and 10 are encapsulated by a resin enclosure 14.

Hereafter, the manufacture of the semiconductor device 1C will be described with reference to Figs. 21 and 22. Figs. 21 and 22 depict schematically sectional views for describing the manufacture of the semiconductor device.

First, the substrate 2 is prepared and then the projecting electrodes 53 are molten in a state in which the projecting electrodes 53 are between the electrode pads 3A arranged in a chip mounting area of each of product forming areas on the main surface 2X of the substrate 2 and the electrode pads 51 arranged on the main surface of the semiconductor chip 50, and the semiconductor chip 50 is mounted on each of the product forming areas on the main surface of the substrate 2. In this process, the substrate 2 is heated at temperature of about 205°C, for example, and thus a natural oxide layer is deposited on the surfaces of the connecting parts 3 of the

substrate 2. Additionally, impurities such as fats, oils and organic solvents contained in a resin film 4 are outgassed to contaminate the main surface and the surfaces of the connecting parts 3 of the substrate 2.

Then, the epoxy thermosetting resin 52, for example, is filled between the semiconductor chip 50 and the substrate 2 and subsequently heat treatment is applied to cure the thermosetting resin 52. In this process, the substrate 2 is heated at temperature of about 150°C, for example, and thus a natural oxide layer is deposited on the surfaces of the connecting parts 3 of the substrate 2. Furthermore, impurities such as fats, oils and organic solvents contained in the resin film 4 are outgassed to contaminate the main surface and the surfaces of the connecting parts 3 of the substrate 2.

Then, the bonding layer 12 made of an epoxy thermosetting resin, for example, is deposited on the back surface of each of the semiconductor chips 50. The semiconductor chip 10 is mounted on the back surface of the semiconductor chips 50 through the bonding layer 12. Heat treatment is applied to cure the bonding layer 12 and the semiconductor chip 10 is attached and fixed to the semiconductor chip 50 as shown in Fig. 21. In this process, the substrate 2 is heated at temperature of about 180°C, for example, and thus a natural oxide layer is deposited on the surfaces of the electrode pads

11 of the semiconductor chip 10 and the surfaces of the connecting parts 3 of the substrate 2. Moreover, impurities such as fats and oils contained in the resin film 4 are outgassed to contaminate the main surface of the substrate 2 and the surfaces of the electrode pads 11 and the connecting parts 3.

Subsequently, as shown in Fig. 21(B), the impurities remaining on the surfaces of the electrode pads 11 of the semiconductor chip 10 and the surfaces of the connecting parts 3 of the substrate 2 are removed by plasma cleaning using an oxygen or argon gas.

Then, as shown in Fig. 22(A), the electrode pads 11 of the semiconductor chip 10 are electrically connected to the connecting parts 3 of the substrate 2 by bonding wires 13. In this process, the substrate 2 is heated at temperature of about 125°C, for example, and thus impurities such as fats and oils contained in the resin film 4 are outgassed to contaminate the main surface of the substrate 2.

Subsequently, as shown in Fig. 22(B), the impurities remaining on the main surface 2X of the substrate 2 are removed by plasma cleaning using an oxygen or argon gas. In this process, plasma cleaning can roughen the main surface 2X of the substrate 2 and therefore the removal of impurities and roughening the main surface 2X of the substrate 2 can be performed.

Then, as similar to the aforementioned embodiment 1, 2,

the substrate 2 is positioned between an upper mold 30A and an under mold 30B of a molding die 30. The plurality of semiconductor chips 50 mounted on the main surface 2X of the substrate 2 and each of the plurality of semiconductor chips 10 layered on the respective semiconductor chips 50 are placed inside a cavity 31 of the molding die 30 along with the substrate 2. A resin is then injected inside the cavity 31 from pots 38 through culls 35, main runners 34, subrunners 33 and gates 32. A resin enclosure for block-molding the plurality of semiconductor chips 50 and 10 mounted on the main surface 2X of the substrate 2 is formed.

After that, the same process as the aforesaid embodiment 1 is applied and thereby the semiconductor device 1C shown in Fig. 20 can be manufactured.

In manufacturing the semiconductor device 1C of the embodiment 3, two semiconductor chips 50 and 10 are laminated on the main surface 2X of the substrate 2. Thus, voids tend to be generated at the positions hiding behind the semiconductor chips 50 and 10 with respect to the injecting direction S of the resin 24A. However, cleaning treatment is applied to the main surface 2X of the substrate 2 by plasma cleaning before the resin enclosure is formed and thereby the same effects as the aforementioned embodiment 1 can be obtained.

As described above, the invention made by the inventors

has been specifically described in accordance with the embodiments. However, it is needless to say that the invention is not limited to the embodiments, which can be modified variously within a scope of the invention, not deviating the teachings.

For example, the invention can be applied to a technique of manufacturing a semiconductor device of a CSP structure.

Additionally, the invention can be applied to a technique of manufacturing a semiconductor device of an MCM structure where a plurality of semiconductor chips are mounted on a substrate.

In brief, the effect obtained by the representative invention among the inventions disclosed in the application is as follows.

According to the invention, the improvement of the yields of semiconductor devices can be intended.